

CLAIMS

What is claimed is:

- 1 1. A method comprising:
 - 2 receiving a first data signal generated with respect to a first clock signal
 - 3 associated with a first time domain;
 - 4 receiving a second data signal representing said first data signal delayed
 - 5 by a first measure such that during transition of said first data signal said second
 - 6 data signal is valid, and during transition of said second data signal said first data
 - 7 signal is valid;
 - 8 receiving a selector signal to select one of said first and second data
 - 9 signals, said selector signal representing said first clock signal delayed by a
 - 10 second measure such that at any given sampling point of said selector signal
 - 11 said selector signal will select valid data;
 - 12 receiving a second clock signal associated with a second time domain;
 - 13 and
 - 14 sampling said selector signal and said first and said first and second data
 - 15 signals based upon said second clock signal to output the selected one of said
 - 16 first and second data signals with respect to said second time domain.

- 1 2. The method of claim 1, wherein said second measure is half of said first
- 2 measure.

- 1 3. The method of claim 2, wherein said second data signal is delayed an
- 2 amount sufficient to cause said second data signal to be approximately 180

3 degrees out of phase with respect to said first data signal and said third signal is
4 delayed an amount sufficient to cause said third signal to be approximately 90
5 degrees out of phase with respect to said reference signal.

1 4. The method of claim 1, wherein said first time domain is asynchronous to
2 said second time domain.

1 5. The method of claim 1, wherein said selector signal alternately selects
2 between said first and second data signals.

1 6. The method of claim 5, wherein said selector signal is in a first signal state
2 while said first data signal is valid and said selector signal is in a second signal
3 state while said second data signal is valid.

1 7. The method of claim 5, wherein said second clock signal has a frequency
2 that is approximately double that of the first clock signal.

1 8. The method of claim 1, wherein said data signal is generated by a multi-bit
2 data bus.

1 9. A method of passing data between a first time domain and a second
2 asynchronous time domain, the method comprising:

3 receiving a first data signal generated with respect to a reference signal
4 associated with said first time domain, said reference signal having a period of N;
5 receiving a second data signal, said second data signal being phase-
6 shifted by a factor of N/2 with respect to said first data signal;
7 receiving a third signal, said third data signal being phase-shifted by a
8 factor of N/4 with respect to said reference signal;
9 sampling said first data signal, said second data signal and said third
10 signal based upon a clock signal of said second time domain; and
11 selecting one of said first and second data signals based at least in part
12 upon said third signal to output valid data independent of said first and second
13 data signal states at the time of sampling.

1 10. The method of claim 9, wherein said second signal is approximately 180
2 degrees out of phase with respect to said first data signal and said third data
3 signal is approximately 90 degrees out of phase with respect to said reference
4 signal.

1 11. The method of claim 9, wherein said data signal is generated by a multi-bit
2 data bus.

1 12. A method of passing data between a first time domain and a second
2 asynchronous time domain, the method comprising:

3 receiving a first data signal generated with respect to a first clock signal
4 associated with said first time domain;
5 receiving a second data signal representing said first data signal delayed
6 by a first measure such that during transition of said first data signal said second
7 data signal is valid, and during transition of said second data signal said first data
8 signal is valid; and
9 selecting between said first and second data signals based at least in part
10 upon the state of a second clock signal associated with said second time domain.

DRAFT - NOT FOR FILING

- 1 13. The method of claim 12, further comprising:
 - 2 receiving a selector signal to select one of said first and second data
 - 3 signals, said selector signal representing said first clock signal delayed by a
 - 4 second measure such that at any given sampling point of said selector signal
 - 5 said selector signal will select valid data.
- 1 14. The method of claim 13, wherein said selecting comprises sampling said
- 2 selector signal based upon the value of said second clock signal to output the
- 3 selected one of said first and second data signals.
- 1 15. The method of claim 13, wherein said second data signal is delayed an
- 2 amount of time sufficient to cause said second data signal to be approximately
- 3 180 degrees out of phase with respect to said first data signal and said selector

4 signal is delayed an amount of time sufficient to cause said selector signal to be
5 approximately 90 degrees out of phase with respect to said first clock signal.

1 16. The method of claim 12, wherein said data signal is generated by a multi-
2 bit data bus.

1 17. A method comprising:

2 receiving a first data signal generated with respect to a first clock signal
3 associated with a first time domain;

4 generating a second data signal based at least in part upon said first data
5 signal, said second data signal being out of phase with respect to said first data
6 signal by a first measure such that during transition of said first data signal said
7 second data signal is valid, and during transition of said second data signal said
8 first data signal is valid;

9 generating a selector signal such that at any given sampling point of said
10 selector signal said selector signal will indicate a valid one of said first and
11 second data signals;

12 receiving a second clock signal associated with a second time domain;
13 and

14 sampling said selector signal and said first and said first and second data
15 signals based upon said second clock signal to output a selected one of said first
16 and second data signals with respect to said second time domain.

1 18. The method of claim 17, wherein generating said selector signal
2 comprises a delayed version of said first clock signal.

1 19. The method of claim 18, wherein said second data signal is approximately
2 180 degrees out of phase with respect to said first data signal and said selector
3 signal is delayed an amount sufficient to cause said third signal to be
4 approximately 90 degrees out of phase with respect to said first clock signal.

1 20. An integrated circuit comprising:
2 a first delay circuit to generate a selector signal based upon an input
3 reference signal of a first time domain;
4 a second delay circuit to generate a delayed data signal based upon an
5 input data signal; and
6 selection logic coupled to the first and second delay circuits to select one
7 of said data signal and said delayed data signal based upon the state of the
8 selector signal in accordance with an input clock signal of a second time domain,
9 such that at any given sampling point of the input clock signal, the selector signal
10 indicates valid data.

1 21. The apparatus of claim 20, wherein the first delay circuit causes the
2 selector signal to be approximately ninety degrees out of phase with the input
3 reference signal.

1 22. The apparatus of claim 21, wherein the second delay circuit causes the
2 delayed data signal to be approximately 180 degrees out of phase with the input
3 data signal.

1 23. The apparatus of claim 20, wherein the selection logic further comprises:
2 at least two edge triggered flip-flops to latch the data signal and the
3 delayed data signal based upon the input clock signal; and
4 a multiplexer to select between one of said data signal and said delayed
5 data signal based upon the state of the selector signal.

1 24. An apparatus comprising:
2 first logic to:
3 receive a first data signal generated with respect to a first clock
4 signal associated with said first time domain,
5 receive a second data signal representing said first data signal
6 delayed by a first measure such that during transition of said first data
7 signal said second data signal is valid, and during transition of said
8 second data signal said first data signal is valid; and
9 receive a selector signal representing said first clock signal delayed
10 by a second measure such that at any given sampling point of said
11 selector signal said selector signal will indicate valid data, and

12 receive a second clock signal associated with said second time
13 domain to sample said first data signal, said second data signal, and said
14 selector signal; and
15 second logic coupled to said first logic to select between said first and
16 second data signals based upon the sampled value of said selector signal.

1 25. The apparatus of claim 24, further comprising:
2 a first delay circuit to generate said second data signal based at least in
3 part upon said first data signal; and
4 a second delay circuit to generate said selector signal based at least in
5 part upon said first clock signal.

1 26. The apparatus of claim 25, wherein said first delay circuit delays said first
2 data signal such that said second data signal is approximately 180 degrees out
3 of phase measure with respect to said first data signal.

1 27. The apparatus of claim 25, wherein said delay second delay circuit delays
2 said first clock signal such that said selector signal is approximately 90 degrees
3 out of phase measure with respect to said first clock signal.